

Selected Key Terms

Full-adder A digital circuit that adds two bits and an input carry bit to produce a sum and an output carry.

Cascading Connecting two or more similar devices in a manner that expands the capability of one device.

Ripple carry A method of binary addition in which the output

carry from each adder becomes the input carry of

the next higher order adder.

Look-ahead A method of binary addition whereby carries from carry the preceding adder stages are anticipated, thus

eliminating carry propagation delays.

© 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights R

34

Selected Key Terms

Decoder A digital circuit that converts coded information into a familiar or noncoded form.

Encoder A digital circuit that converts information into a coded form.

Priority An encoder in which only the highest value input encoder digit is encoded and any other active input is ignored.

Multiplexer A circuit that switches digital data from several input (MUX) lines onto a single output line in a specified time

Demultiplexer A circuit that switches digital data from one input line (DEMUX) onto a several output lines in a specified time

vd. Digital Fundamentals, 10th ed Puence.

35

Quiz


1. For the full-adder shown, assume the input bits are as shown with A = 0, B = 0, $C_{in} = 1$. The Sum and C_{out} will be

a. Sum =
$$0 C_{out} = 0$$

b. Sum =
$$0 C_{out} = 1$$

c. Sum =
$$1 C_{out} = 0$$

d. Sum = 1
$$C_{out} = 1$$



Quiz


2. The output will be LOW if

a. $A \le B$

b. A > B

c. both a and b are correct

d. A = B



© 2008 Pearson Education

37

Quiz

3. If you expand two 4-bit comparators to accept two 8-bit numbers, the output of the least significant comparator is

- a. equal to the final output
- b. connected to the cascading inputs of the most significant comparator
- c. connected to the output of the most significant comparator
- d. not used


© 2008 Pearson Educatio

38

Quiz

4. Assume you want to decode the binary number 0011 with an active-LOW decoder. The missing gate should be

- a. an AND gate
- b. an OR gate
- c. a NAND gate
- d. a NOR gate



© 2008 Pearson Educatio

Quiz


5. Assume you want to decode the binary number 0011 with an active-HIGH decoder. The missing gate should be

a. an AND gate

b. an OR gate

c. a NAND gate

d. a NOR gate



© 2008 Pearson Education

40

Quiz

6. The 74138 is a 3-to-8 decoder. Together, two of these ICs can be used to form one 4-to-16 decoder. To do this, connect

- a. one decoder to the LSBs of the input; the other decoder to the MSBs of the input
- b. all chip select lines to ground
- c. all chip select lines to their active levels
- d. one chip select line on each decoder to the input MSB


© 2008 Pearson Educati

41

Quiz

7. The decimal-to-binary encoder shown does not have a zero input. This is because

- a. when zero is the input, all lines should be LOW
- b. zero is not important
- c. zero will produce illegal logic levels
- d. another encoder is used for zero



© 2008 Pearson Educatio

Quiz	
output will be	f the MUX are $S_1S_0 = 11$, the
a. LOW b. HIGH c. equal to D_0 d. equal to D_3	$\begin{array}{c c} Data \left\{ \begin{matrix} S_0 & & \\ & \\ S_1 & & \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ D_1 & & \\ D_2 & & \\ D_3 & & \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ D_1 & & \\ D_2 & & \\ D_3 & & \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ & \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ & \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ & \\ & \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ & \\ & \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ & \\ & \\ & \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ & \\ & \\ & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ & \\ & \\ \end{matrix} \right\} \\ Data \left\{ \begin{matrix} D_0 & & \\ $
	© 2008 Pearson Education

Quiz

9. The 74138 decoder can also be used as

a. an encoder

b. a DEMUX

c. a MUX

d. none of the above

2008 Pearson Education

44

Quiz

10. The 74LS280 can generate even or odd parity. It can also be used as

a. an adder

b. a parity tester

c. a MUX

d. an encoder

© 2008 Pearson Education

	Quiz	010
	Answers:	
	1. c 6. d	
	2. c 7. a	
	3. b 8. d	
	4. c 9. b	
	5. a 10. b	
Floyd, Digital Fundamentals, 10th ed	© 2009 Pearson Education, Uppe	Saddle River, NJ 07458. All Rights Reserved