

Interrupt

Chapter 10



SEPEHR NAIMI
NicerLand
www.NicerLand.com

1

Contents


- Polling Vs. interrupt
- Interrupt unit
- Steps in executing an interrupt
- Edge trigger Vs. Level trigger in external interrupts
- Timer interrupt
- Interrupt priority
- Interrupt inside an interrupt
- Task switching and resource conflict
- C programming

2


Polling Vs. Interrupt

<ul style="list-style-type: none"> ■ Polling <ul style="list-style-type: none"> ■ Ties down the CPU <pre>while (true) { if(PIND.2 == 0) //do something; }</pre>	<ul style="list-style-type: none"> ■ Interrupt <ul style="list-style-type: none"> ■ Efficient CPU use ■ Has priority ■ Can be masked <pre>main() { Do your common task }</pre> <p>whenever PIND.2 is 0 then do something</p>
--	--

3



4



5

Interrupt vectors in ATmega328

Interrupt	Address (hex)
Reset	0000
External Interrupt Request 0	0002
External Interrupt Request 1	0004
Pin Change Interrupt Request	0006
Pin Change Interrupt Request	0008
Pin Change Interrupt Request	000A
Watchdog Time-out Interrupt	000C
Timer/Counter2 Compare Match A	000E
Timer/Counter2 Compare Match B	0010
Timer/Counter2 Overflow	0012
Timer/Counter1 Capture Event	0014
Timer/Counter1 Compare Match A	0016
Timer/Counter1 Compare Match B	0018
Timer/Counter1 Overflow	001A
Timer/Counter0 Compare Match A	001C

6


External Interrupts

7

External Interrupts

EIMSK: D7 - - - - - INT1 INT0 D0

28 pin			
(PCINT14/RESET) PC6	1	28	PC5 (ADC5/SCL/PCINT13)
(PCINT16/RXD) PD0	2	27	PC4 (ADC4/SDA/PCINT12)
(PCINT17/TXD) PD1	3	26	PC3 (ADC3/PCINT11)
(PCINT18/INT0) PD2	4	25	PC2 (ADC2/PCINT10)
(PCINT19/OC2B/INT1) PD3	5	24	PC1 (ADC1/PCINT9)
(PCINT20/XCK/T0) PD4	6	23	PC0 (ADC0/PCINT8)
VCC	7	22	GND
GND	8	21	AREF
(PCINT6/XTAL1/TOSC1) PB6	9	20	AVCC
(PCINT7/XTAL2/TOSC2) PB7	10	19	PB5 (SCK/PCINT5)
(PCINT21/OC0B) PD8	11	18	PB4 (MISO/PCINT4)
(PCINT22/OC0A/AIN0) PD6	12	17	PB3 (MOSI/OC2A/PCINT3)
(PCINT23/AIN1) PD7	13	16	PB2 (SS/OC1B/PCINT2)
(PCINT0/CLKO/ICP1) PB0	14	15	PB1 (OC1A/PCINT1)



8

Edge trigger Vs. Level trigger in external interrupts

Bit D7 D0

EICRA: - - - - - ISC11 ISC10 ISC01 ISC00

INT1 INT0

ISCx1	ISCx0	
0	0	
0	1	
1	0	
1	1	

EICRA = 0x02; //INT0 on falling edges

9

External Interrupt Sample Code

- Write a program that whenever INT0 goes low, it toggles PB5 once.

```

1  .ORG 0 ;location for reset
2  JMP MAIN
3  .ORG 0x02 ;loc. for external INT0
4  JMP EX0_ISR
5  MAIN:
6  LDI R20,HIGH(RAMEND)
7  OUT SPH,R20
8  LDI R20,LOW(RAMEND)
9  OUT SPL,R20 ;initialize stack
10 LDI R20,0x2 ;make INT0 falling
11 STS EICRA,R20
12 SBI DDRB,5 ;PORTB.5 = output
13 SBI PORTD,2 ;pull-up activated
14 LDI R20,1<<INT0 ;enable INT0
15 OUT EIMSK,R20
16 SEI ;enable interrupts
17 HERE:JMP HERE
18 EX0_ISR:
19 IN R21,PORTB
20 LDI R22,(1<<5) ;for toggling PB5
21 EOR R21,R22
22 OUT PORTB,R21
23 RETI
24
25

```

10

10

Steps in executing an interrupt

Address	Code
0000	.ORG 0
0001	.ORG 0x02
0002	JMP EX0_ISR
0004	MAIN: LDI R20,HIGH(RAMEND)
0005	OUT SPH,R20
0006	LDI R20,LOW(RAMEND)
0007	OUT SPL,R20
0008	LDI R20,0x2 ;make INT0 falling
0009	STS EICRA,R20
000A	SBI PORTD,2 ;pull-up activated
000B	LDI R20,1<<INT0 ;enable INT0
000C	OUT EIMSK,R20
000D	SEI ;enable interrupts
000E	SBI DDRB,5 ;PORTB.5 = output
000F	HERE: JMP HERE
0010	JMP HERE
0011	EX0_ISR:
0012	IN R21,PORTB
0013	LDI R22,(1<<5) ;for toggling PB5
0014	EOR R21,R22
0015	OUT PORTB,R21
0016	RETI

11

11

Timer Interrupts

12

12

Pin Change Interrupts

16

Pin Change Mask Registers

PCMSK0: B7 D7 | PCINT7 | PCINT6 | PCINT5 | PCINT4 | PCINT3 | PCINT2 | PCINT1 | PCINT0 | D0 0x6B
(for PORTB)

PCMSK1: PCINT15 | PCINT14 | PCINT13 | PCINT12 | PCINT11 | PCINT10 | PCINT9 | PCINT8 0x6C
(for PORTC)

PCMSK2: PCINT23 | PCINT22 | PCINT21 | PCINT20 | PCINT19 | PCINT18 | PCINT17 | PCINT16 0x6D
(for PORTD)

(PCINT14/RESET) PC8

(PCINT16/RXD) PD0

(PCINT17/TXD) PD1

(PCINT18/INT0) PD2

(PCINT19/OC2B/INT1) PD3

(PCINT20/XCK/T0) PD4

VCC

GND

(PCINT6/XTAL1/TOSC1) PB6

(PCINT7/XTAL2/TOSC2) PB7

(PCINT21/OC0B) PD5

(PCINT22/OC0A/AIN0) PD6

(PCINT23/AIN1) PD7

(PCINT0/CLKO/ICP1) PB0

28 pin

MEGA328

PC5 (ADC5/SCL/PCINT13)

PC4 (ADC4/SDA/PCINT12)

PC3 (ADC3/PCINT11)

PC2 (ADC2/PCINT10)

PC1 (ADC1/PCINT9)

PC0 (ADC0/PCINT8)

GND

AREF

AVCC

PB5 (SCK/PCINT5)

PB4 (MISO/PCINT4)

PB3 (MOSI/OC2A/PCINT3)

PB2 (SS/OC1B/PCINT2)

PB1 (OC1A/PCINT1)

17

Pin Change Interrupt

PCICR: B7 D7 | - | - | - | - | - | PCIE2 | PCIE1 | PCIE0 | D0 0x65

PCIE0: Pin Change Interrupt Enable bit for PORTB
 PCIE1: Pin Change Interrupt Enable bit for PORTC (0: disabled, 1: enabled)
 PCIE2: Pin Change Interrupt Enable bit for PORTD (0: disabled, 1: enabled)

PCMSK0: B7 D7 | PCINT7 | PCINT6 | PCINT5 | PCINT4 | PCINT3 | PCINT2 | PCINT1 | PCINT0 | D0 0x6B
(for PORTB)

PCMSK1: PCINT15 | PCINT14 | PCINT13 | PCINT12 | PCINT11 | PCINT10 | PCINT9 | PCINT8 0x6C
(for PORTC)

PCMSK2: PCINT23 | PCINT22 | PCINT21 | PCINT20 | PCINT19 | PCINT18 | PCINT17 | PCINT16 0x6D
(for PORTD)

18

Task switching and resource conflict

- Does the following program work?

<pre> 1 .ORG 0x0 ;location for reset 2 JMP MAIN 3 .ORG 0x1C ;Timer0 compare match 4 JMP TO_CM_ISR 5 ;-----main program----- 6 MAIN: LDI R20,HIGH(RAMEND) 7 OUT SPH,R20 8 LDI R20,LOW(RAMEND) 9 OUT SPL,R20 ;set up stack 10 LDI R20,159 11 OUT OCR0A,R20 12 LDI R20,(1<<WGM01) 13 OUT TCCR0A,R20 14 LDI R20,0x01 15 OUT TCCR0B,R20 16 LDI R20,(1<<OCIE0A) 17 STS TIMSK0,R20 </pre>	<pre> 18 SEI 19 LDI R20,0xFF 20 OUT DDRC,R20 21 OUT DDRD,R20 22 HERE: OUT PORTC,R20 23 INC R20 24 JMP HERE 25 ;-----ISR for Timer0----- 26 TO_CM_ISR: 27 IN R20,PIND 28 INC R20 29 OUT PORTD,R20 30 RETI </pre>
--	---

22

Solution 1: different registers

- Use different registers for different tasks.

<pre> 1 .ORG 0x0 ;location for reset 2 JMP MAIN 3 .ORG 0x1C ;Timer0 compare match 4 JMP TO_CM_ISR 5 ;-----main program----- 6 MAIN: LDI R20,HIGH(RAMEND) 7 OUT SPH,R20 8 LDI R20,LOW(RAMEND) 9 OUT SPL,R20 ;set up stack 10 LDI R20,159 11 OUT OCR0A,R20 12 LDI R20,(1<<WGM01) 13 OUT TCCR0A,R20 14 LDI R20,0x01 15 OUT TCCR0B,R20 16 LDI R20,(1<<OCIE0A) 17 STS TIMSK0,R20 </pre>	<pre> 18 SEI 19 LDI R20,0xFF 20 OUT DDRC,R20 21 OUT DDRD,R20 22 23 LDI R20,0 24 HERE: OUT PORTC,R20 25 INC R20 26 JMP HERE 27 ;-----ISR for Timer0----- 28 TO_CM_ISR: 29 IN R21,PIND 30 INC R21 31 OUT PORTD,R21 32 RETI </pre>
--	---

23

Solution 2: Context saving

- Save the contents of registers on the stack before execution of each task, and reload the registers at the end of the task.

<pre> 1 .ORG 0x0 ;location for reset 2 JMP MAIN 3 .ORG 0x1C ;Timer0 compare match 4 JMP TO_CM_ISR 5 ;-----main program----- 6 MAIN: LDI R20,HIGH(RAMEND) 7 OUT SPH,R20 8 LDI R20,LOW(RAMEND) 9 OUT SPL,R20 ;set up stack 10 LDI R20,159 11 OUT OCR0A,R20 12 LDI R20,(1<<WGM01) 13 OUT TCCR0A,R20 14 LDI R20,0x01 15 OUT TCCR0B,R20 16 LDI R20,(1<<OCIE0A) 17 STS TIMSK0,R20 </pre>	<pre> 18 SEI 19 LDI R20,0xFF 20 OUT DDRC,R20 21 OUT DDRD,R20 22 LDI R20,0 23 HERE: OUT PORTC,R20 24 INC R20 25 JMP HERE 26 ;-----ISR for Timer0----- 27 TO_CM_ISR: 28 PUSH R20 ;save R20 29 IN R20,PIND 30 INC R20 31 OUT PORTD,R20 32 POP R20 ;restore R20 33 RETI 34 </pre>
--	---

24

C programming Example 2

- Using Timer1 and CTC mode write a program that toggles pin PORTB.5 every second, while at the same time transferring data from PORTC to PORTD. Assume XTAL = 16 MHz.

```

#include <avr/io.h>
#include <avr/interrupt.h>
int main () {
    DDRB |= (1<<5); //make DDRB.5 output

    OCR1A = 15624;
    TCCR1A = 0x00; //CTC mode, internal clk, prescaler=1024
    TCCR1B = 0x0D;
    TIMSK1 = (1<<OCIE1A); //enable Timer1 compare match A int.
    sei (); //enable interrupts

    DDRC = 0x00; //make PORTC input
    DDRD = 0xFF; //make PORTD output
    while (1) //wait here
        PORTD = PINC;
}
ISR (TIMER1_COMPA_vect) { //ISR for Timer1 compare match A
    PORTB ^= (1<<5); //toggle PORTB.5
}
    
```

28

C programming Example 3

- Assume that the INT0 pin is connected to a switch that is normally high. Write a program that toggles PORTB.5, whenever INT0 pin goes low.

```

#include <avr/io.h>
#include <avr/interrupt.h>
int main ()
{
    DDRB = 1<<5; //PB5 as an output
    PORTD = 1<<2; //pull-up activated
    EICRA = 0x2; //make INT0 falling edge triggered

    EIMSK = (1<<INT0); //enable external interrupt 0
    sei (); //enable interrupts

    while (1); //wait here
}
ISR (INT0_vect) //ISR for external interrupt 0
{
    PORTB ^= (1<<5); //toggle PORTB.5
}
    
```

29
