

Summary

Half-Adder

Basic rules of binary addition are performed by a **half adder**, which has two binary inputs (A and B) and two binary outputs (Carry out and Sum).

The inputs and outputs can be summarized on a truth table.

Inputs		Outputs	
A	B	C_{out}	Σ
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

The logic symbol and equivalent circuit are:

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Full-Adder

By contrast, a **full adder** has three binary inputs (A , B , and Carry in) and two binary outputs (Carry out and Sum). The truth table summarizes the operation.

A full-adder can be constructed from two half adders as shown:

Inputs			Outputs	
A	B	C_{in}	C_{out}	Σ
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Full-Adder

Example
For the given inputs, determine the intermediate and final outputs of the full adder.

Solution The first half-adder has inputs of 1 and 0; therefore the Sum = 1 and the Carry out = 0.
The second half-adder has inputs of 1 and 1; therefore the Sum = 0 and the Carry out = 1.
The OR gate has inputs of 1 and 0, therefore the final carry out = 1.

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Full-Adder

Notice that the result from the previous example can be read directly on the truth table for a full adder.

Inputs			Outputs	
A	B	C _{in}	C _{out}	Σ
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Parallel Adders

Full adders are combined into parallel adders that can add binary numbers with multiple bits. A 4-bit adder is shown.

The output carry (C_4) is not ready until it propagates through all of the full adders. This is called *ripple carry*, delaying the addition process.

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Parallel Adders

The logic symbol for a 4-bit parallel adder is shown. This 4-bit adder includes a carry in (labeled C_0) and a Carry out (labeled C_4).

The 74LS283 is an example. It features *look-ahead carry*, which adds logic to minimize the output carry delay. For the 74LS283, the maximum delay to the output carry is 17 ns.

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Comparators

The function of a comparator is to compare the magnitudes of two binary numbers to determine the relationship between them. In the simplest form, a comparator can test for equality using XNOR gates.

Example Solution How could you test two 4-bit numbers for equality?

AND the outputs of four XNOR gates.

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Comparators

IC comparators provide outputs to indicate which of the numbers is larger or if they are equal. The bits are numbered starting at 0, rather than 1 as in the case of adders. Cascading inputs are provided to expand the comparator to larger numbers.

The IC shown is the 4-bit 74LS85.

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Comparators

IC comparators can be expanded using the cascading inputs as shown. The lowest order comparator has a HIGH on the $A = B$ input.

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Decoders

A **decoder** is a logic circuit that detects the presence of a specific combination of bits at its input. Two simple decoders that detect the presence of the binary code 0011 are shown. The first has an active HIGH output; the second has an active LOW output.

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Decoders

Question Assume the output of the decoder shown is a logic 1. What are the inputs to the decoder?


Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Decoders

IC decoders have multiple outputs to decode any combination of inputs. For example the binary-to-decimal decoder shown here has 16 outputs – one for each combination of binary inputs.

Question For the input shown, what is the output?




Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Decoders

A specific integrated circuit decoder is the 74HC154 (shown as a 4-to-16 decoder). It includes two active LOW chip select lines which must be at the active level to enable the outputs. These lines can be used to expand the decoder to larger inputs.




Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Decoders

The 74LS138 is a 3-to-8 decoder with three chip select inputs (two active LOW, one active HIGH). In this Multisim circuit, the word generator (XWG1) is set up as an up counter. The logic analyzer (XLA1) compares the input and outputs of the decoder.



Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

109 Decoders

Question How will the waveforms change if the word generator is configured as a down counter instead of an up counter?

Word generator internal clock = 1 kHz
Logic Analyzer internal clock = 5 kHz

Logic Analyzer XI A1

Time (s): 87.000m, 89.000m, 91.000m, 93.000m, 95.000m

Inputs are blue, outputs are red.

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

100 Decoders

The chip select inputs can be used to expand a decoder. In this circuit, two 74LS138s are configured as a 16 line decoder. Notice how the MSB is connected to one active LOW and one active HIGH chip select.

Word generator internal clock = 1 kHz
Logic Analyzer internal clock = 5 kHz

The next slide shows the logic analyzer output...

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

109 Decoders

Logic Analyzer XI A1

Time (s): 74.400m, 78.000m, 81.600m, 85.200m, 88.800m, 92.400m

Question Is the word generator set as an up counter or a down counter? (The least significant decoder output at the top). **It is an up counter.**

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Decoders

BCD-to-decimal decoders accept a binary coded decimal input and activate one of ten possible decimal digit indications.

Example Assume the inputs to the 74HC42 decoder are the sequence 0101, 0110, 0011, and 0010. Describe the output.

Solution All lines are HIGH except for one active output, which is LOW. The active outputs are 5, 6, 3, and 2 in that order.

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

BCD Decoder/Driver

Another useful decoder is the 74LS47. This is a BCD-to-seven segment display with active LOW outputs.

The *a-g* outputs are designed for much higher current than most devices (hence the word driver in the name).

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

BCD Decoder/Driver

Here the 7447A is an connected to an LED seven segment display. Notice the current limiting resistors, required to prevent overdriving the LED display.

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Encoders

Example Show how the decimal-to-BCD encoder converts the decimal number 3 into a BCD 0011.

Solution The top two OR gates have ones as indicated with the red lines. Thus the output is 0111.

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Encoders

The 74HC147 is an example of an IC encoder. It has ten active-LOW inputs and converts the active input to an active-LOW BCD output.

This device offers additional flexibility in that it is a **priority encoder**. This means that if more than one input is active, the one with the highest order decimal digit will be active.

The next slide shows an application ...

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Encoders

Keyboard encoder

The zero line is not needed by the encoder, but may be used by other circuits to detect a key press.

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Code converters

There are various code converters that change one code to another. Two examples are the four bit binary-to-Gray converter and the Gray-to-binary converter.

Example Show the conversion of binary 0111 to Gray and back.

Solution

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Multiplexers

A multiplexer (MUX) selects one data line from two or more input lines and routes data from the selected line to the output. The particular data line that is selected is determined by the select inputs.

Two select lines are shown here to choose any of the four data inputs.

Question
Which data line is selected if $S_1S_0 = 10$? D_2

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Demultiplexers

A demultiplexer (DEMUX) performs the opposite function from a MUX. It switches data from one input line to two or more data lines depending on the select inputs.

The 74LS138 was introduced previously as a decoder but can also serve as a DEMUX. When connected as a DEMUX, data is applied to one of the enable inputs, and routed to the selected output line depending on the select variables. Note that the outputs are active-LOW as illustrated in the following example...

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Demultiplexers

Example Solution Determine the outputs, given the inputs shown.
The output logic is opposite to the input because of the active-LOW convention. (Red shows the selected line).

Timing diagram showing inputs A_0 , A_1 , A_2 , G_2A (LOW), and G_2B (LOW). The output Y_4 is selected (shown in red).

Logic symbol for a 74LS138 demultiplexer. Inputs: Data select lines (A_0, A_1, A_2), Enable inputs (G_1, G_{2A}, G_{2B}). Outputs: Data outputs (Y_0 through Y_7).

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Parity Generators/Checkers

Parity is an error detection method that uses an extra bit appended to a group of bits to force them to be either odd or even. In even parity, the total number of ones is even; in odd parity the total number of ones is odd.

Example The ASCII letter S is 1010011. Show the parity bit for the letter S with odd and even parity.

Solution S with odd parity = 11010011
S with even parity = 01010011

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Summary

Parity Generators/Checkers

The 74LS280 can be used to generate a parity bit or to check an incoming data stream for even or odd parity.

Checker: The 74LS280 can test codes with up to 9 bits. The even output will normally be HIGH if the data lines have even parity; otherwise it will be LOW. Likewise, the odd output will normally be HIGH if the data lines have odd parity; otherwise it will be LOW.

Generator: To generate even parity, the parity bit is taken from the odd parity output. To generate odd parity, the output is taken from the even parity output.

Logic symbol for a 74LS280 parity generator/checker. Inputs: Data inputs (A through I). Outputs: Σ Even, Σ Odd.

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Selected Key Terms

Full-adder A digital circuit that adds two bits and an input carry bit to produce a sum and an output carry.

Cascading Connecting two or more similar devices in a manner that expands the capability of one device.

Ripple carry A method of binary addition in which the output carry from each adder becomes the input carry of the next higher order adder.

Look-ahead carry A method of binary addition whereby carries from the preceding adder stages are anticipated, thus eliminating carry propagation delays.

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Selected Key Terms

Decoder A digital circuit that converts coded information into a familiar or noncoded form.

Encoder A digital circuit that converts information into a coded form.

Priority encoder An encoder in which only the highest value input digit is encoded and any other active input is ignored.

Multiplexer (MUX) A circuit that switches digital data from several input lines onto a single output line in a specified time sequence.

Demultiplexer (DEMUX) A circuit that switches digital data from one input line onto a several output lines in a specified time sequence.

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved

Quiz

1. For the full-adder shown, assume the input bits are as shown with $A = 0$, $B = 0$, $C_{in} = 1$. The **Sum** and C_{out} will be


- a. Sum = 0 $C_{out} = 0$
- b. Sum = 0 $C_{out} = 1$
- c. Sum = 1 $C_{out} = 0$
- d. Sum = 1 $C_{out} = 1$

© 2008 Pearson Education

Quiz

2. The output will be LOW if

- a. $A < B$
- b. $A > B$
- c. both a and b are correct
- d. $A = B$



© 2008 Pearson Education

Quiz

3. If you expand two 4-bit comparators to accept two 8-bit numbers, the output of the least significant comparator is


- a. equal to the final output
- b. connected to the cascading inputs of the most significant comparator
- c. connected to the output of the most significant comparator
- d. not used

© 2008 Pearson Education

Quiz

4. Assume you want to decode the binary number 0011 with an active-LOW decoder. The missing gate should be

- a. an AND gate
- b. an OR gate
- c. a NAND gate
- d. a NOR gate




© 2008 Pearson Education

Quiz

5. Assume you want to decode the binary number 0011 with an active-HIGH decoder. The missing gate should be

- a. an AND gate
- b. an OR gate
- c. a NAND gate
- d. a NOR gate



© 2008 Pearson Education

Quiz

6. The 74138 is a 3-to-8 decoder. Together, two of these ICs can be used to form one 4-to-16 decoder. To do this, connect


- a. one decoder to the LSBs of the input; the other decoder to the MSBs of the input
- b. all chip select lines to ground
- c. all chip select lines to their active levels
- d. one chip select line on each decoder to the input MSB

© 2008 Pearson Education

Quiz

7. The decimal-to-binary encoder shown does not have a zero input. This is because

- a. when zero is the input, all lines should be LOW
- b. zero is not important
- c. zero will produce illegal logic levels
- d. another encoder is used for zero




© 2008 Pearson Education

Quiz

8. If the data select lines of the MUX are $S_1S_0 = 11$, the output will be

- a. LOW
- b. HIGH
- c. equal to D_0
- d. equal to D_3



© 2008 Pearson Education

Quiz

9. The 74138 decoder can also be used as

- a. an encoder
- b. a DEMUX
- c. a MUX
- d. none of the above

© 2008 Pearson Education

Quiz

10. The 74LS280 can generate even or odd parity. It can also be used as

- a. an adder
- b. a parity tester
- c. a MUX
- d. an encoder

© 2008 Pearson Education

Quiz

Answers:

1. c	6. d
2. c	7. a
3. b	8. d
4. c	9. b
5. a	10. b

Floyd, Digital Fundamentals, 10th ed © 2009 Pearson Education, Upper Saddle River, NJ 07458. All Rights Reserved
